Abstract-This paper presents characterization of 300-GHz wireless channel on a computer motherboard, where several different measurement scenarios have been considered. Results indicate that the presence of the ground plane and/or vertical parallel-plate structures in the channel introduces multipath that, if constructively superimposed, may create a path loss lower than free-space propagation path loss. In addition, it has been found that a few centimeters of vertical misalignment between the transmitter and the receiver result in a path loss greater than 5 dB. Furthermore, the results indicate that vertical components such as dual in-line memory modules with reflection coefficient close to one for all incident angles can be used to create directed non-lineof-sight (LoS) links with wide coherence bandwidth. Finally, for LoS propagation obstructed by large objects, such as a heatsink, the path-loss exponent of 1.77 is found, while the rotating fan causes periodic fading in the received power, indicating that channel equalization techniques will be needed to overcome deep fades. All these results indicate that optimal communications can be achieved by carefully positioning the antennas with respect to the motherboard layout.
adding pins or fiber connectors to the chip package. A key challenge for wireless communication is that the required data rates in existing systems are already in the hundreds of gigabits per second. For example, a computer in a typical high-performance cluster gets 56 Gb/s through an InfiniBand FDR X4 link [25] , and this is expected [26] to improve to 100 Gb/s this year (InfiniBand EDR) and to 200 Gb/s in 2017 (InfiniBand HDR). Achieving such per-link data rates is unlikely to be feasible for wireless communication at millimeter-wave frequencies. As an example, WiGig [27] uses 60-GHz frequency range to provide up to 7 Gb/s using OFDM, 64-QAM, and sophisticated coding.
Terahertz (THz) wireless communications have two key advantages that can be combined to achieve the required data rates [28] . First, the usable frequency band around each frequency is much larger, so each channel can have a much higher data rate. This alone can increase data rates to several tens of gigabits per second, but spatial multiplexing is still needed to reach terabits per second data rates. Fortunately, THz frequencies allow smaller antennas and antenna spacing, which provides for more communication channels within the same array aperture within a chip package. Finally, THz wireless communications offer some potential advantages relative to free-space optical communication, because it also allows wireless communication within a system where free-space optical faces the problem of getting out of and into the chip package.
To enable chip-to-chip THz wireless communications, it is imperative to understand propagation mechanisms that govern communication in the unique propagation environment of a computer system (motherboard) at these high frequencies. While measurements on the computer motherboard have been reported at lower frequencies [16] [17] [18] [19] , to the best of our knowledge, no channel measurements in the computer motherboard environment at 300 GHz have been reported in the open literature. As the first step toward characterizing 300-GHz chip-to-chip channel on a motherboard, we have performed measurements in five different scenarios: line-ofsight (LoS) in the presence of a large ground plane (i.e., motherboard), an LoS with the height difference between the transmitter (T x ) and the receiver (R x ) (e.g., link between the processor and memory), a reflected-non-LoS (RNLoS) link via reflection off the surfaces of vertically inserted components [e.g., link between dual in-line memory modules (DIMMs) or graphic/sound cards], an obstructed-LoS (OLoS) scenario where the EM waves travel through the metal parallelplate structures (i.e., between two DIMMs), and finally, no LoS (NLoS) scenarios with a heatsink and a rotating fan as obstructions.
The contributions of this paper are as follows. 1) Analyzed path-loss measurements in the computer motherboard environment. The results show that the presence of the ground plane or parallel-plate structures in the channel introduces multipaths, whose constructive superposition can result in path loss lower than freespace propagation path loss. Therefore, optimal chipto-chip communications can be achieved by carefully positioning the antennas with respect to the motherboard layout with the tolerance of few wevelengths (i.e., <10λ = 1 cm). 2) Devised parameters for the single-slope path-loss model for the considered LoS and NLoS scenarios. It is found that an LoS channel on a computer motherboard with a few centimeters of height difference between the T x and the R x (e.g., processor-memory link) has a negative path-loss exponent of −4.63 with negligible shadowing. Also, the results show that the NLoS links with a heatsink as obstruction have the path-loss exponent of 1.77. 3) Analyzed the power delay profiles (PDPs) and the resulting root-mean-square (rms) delay spread τ rms , the mean excess delay τ m , and the coherence bandwidth B c . For RNLoS links, the back side of a DIMM has been found to be an excellent reflecting surface with the widest coherence bandwidth achieved for specular reflection (i.e., receiver angle equals transmitter angle). On the other hand, for the component side, the coherence bandwidth is only a third of the back sides, and specular reflection does not necessarily ensure widest coherence bandwidth due to the high surface roughness and material inhomogeneity. For the fan-obstructed NLoS link, it is found that the rotating blades periodically block the signal, creating fading dips that are separated by 3.2 ms in the measured received power. The result indicates that a synchronization technique is needed for this particular scenario, such that signal bit sequences can be delayed during the times of deep fades. 4) Analyzed reflection coefficients of the reflecting surfaces for RNLoS environment. It is found that the DIMM's back side has a high reflection coefficient close to 1 for all incident angles, while its component side has a reflection coefficient that fluctuates between 0.2 and 0.9 with different incident angles. The remainder of this paper is organized as follows. Section II briefly describes the equipment and the antennas used in the measurements. Section III describes in detail the five measurement scenarios, and Section IV presents the measurement results and analysis of the measured data for each scenario. Finally, Section V provides the concluding remarks.
II. MEASUREMENT SETUP
The measurement setup consists of the N5224A PNA vector network analyzer (VNA), the VDI transmitter (Tx210), and the VDI receiver (Rx148). The N5224A PNA VNA provides input signal in the range 10 MHz-20 GHz. In the VDI Tx210 transmitter, the THz-range carrier signal starts out as TABLE I MEASUREMENT PARAMETERS a 25-GHz signal, which is generated by a Herley-CTI phaselocked dielectric resonator oscillator (DPRO with 100-MHz reference crystal oscillator) [29] . This signal is amplified and its frequency is doubled using Norden N08-1975 [30] , and then, its frequency is tripled using VDI WR6.5X3 [31] . This signal is then fed to a subharmonic mixer (WR2.8SHM) that plays a dual role of doubling the carrier frequency and mixing it with the baseband signal (10 MHz-20 GHz, delivered by the VNA) [32] . The THz-range signal is then transmitted by the high-gain horn antenna in the range 280-320 GHz. At the receiver side, the same components are used to downconvert the signal, except that the DPRO is tuned to 24.2 GHz. This results in a downconversion of the received signal to an intermediate frequency of 9.6 GHz. The upper sideband of the downconverted signal is then recorded by the VNA in the frequency range of 9.6-29.6 GHz. A block diagram of the measurement system is shown in Fig. 1 , with all measurement parameters summarized in Table I . Note that the input signal power, P in , is the power input to the transmitter (T x ) module, not the T x antenna.
The antenna used in the measurement is a pyramidal horn with gain that varies from 22 to 23 dBi from 300 to 320 GHz, respectively. Both T x and R x antennas are vertically polarized and mounted about 1.5 cm above the ground. The theoretical half power beamwidths (HPBWs) are about 10°in azimuth and elevation. Also, the largest physical dimension of the horn aperture is 4.6 mm, which defines the far-field boundary to be 4.23 cm at 300 GHz according to the Fraunhofer distance.
III. MEASUREMENT SCENARIOS
In this measurement campaign, five different scenarios have been considered: 
A. LoS Over a Large Ground Plane
In contrast to traditional LoS communication environment, where antennas are sufficiently elevated so that ground plane has negligible impact on the measurements, in a chip-to-chip environment, antennas are located very close to the motherboard (i.e., large ground plane). Therefore, it is necessary to characterize LoS propagation in the presence of a groundreflected path. To separate the impact of the motherboard surface from that of other components on the board, we have used the backside of the motherboard and varied the T x /R x antenna height, h, to characterize the effect of the ground plane on the path loss. The measurement setup is presented in Fig. 3 , where h is varied from 0 to 2.1 cm above the board. Please note that the antenna height of 0 cm refers to the case when the bottom edge of the horn touches the board surface, at which height, the phase center of the horn is 4.575 mm above the surface. In addition, to test different materials that the motherboard surface consists of, we have measured LoS path between T x /R x when signal travels over a more solderpin-populated portion versus flat FR4 surfaces. Finally, the material of the desktop, on which all measurement scenarios have been set up, is plywood. 
B. CPU-AGP Link (Link A and B)
The LoS links on computer motherboards are prone to vertical misalignment between T x and R x antennas because of the chips that could be either located on the horizontal surface of the board or on vertical planes of the components that are vertically inserted into the slots. One example of such link is the CPU-accelerated graphics port (AGP) link, or the Link A and B in Fig. 2 , whose path loss has been measured using the setup presented in Fig. 4 , where there exists 16.2 cm of T-R separation and 4.3 cm of vertical T-R misalignment. From Fig. 4 , it can also be observed that, at farther distances from the CPU, there are other slots, i.e., peripheral component interconnects (PCIs), where components can be inserted to form other vertical planes for the chips to be located on. Therefore, while maintaining the height difference of 4.3 cm, the T-R separation has been increased by moving the R x module toward the PCI locations (i.e., increasing x in Fig. 4 in 2-cm increment from 16.2 to 26.2 cm).
Please note that it is not realistic to assume that manufacturer will always be able to align antennas for motherboard links. For example, when memory is a vertical card and processor is a horizontal chip, an antenna would have to be mounted on a plastic slot in which memory is inserted in order to be on the same height as the processor. However, in that case, connection between the antenna and the memory card would be difficult. Even if the antennas between processor and memory are aligned, they would have to send signal through plastic holder, which would significantly attenuate the signal. While tilting the antenna may seem as a simple solution for the propagation problem experienced with vertical misalignment between T x and R x as in CPU-AGP environment, implementation of such solution can be quite challenging, especially when planar antennas are required to facilitate integration with chips. Increasing the beamwidth of the antenna can be another solution to overcome the vertical offset between T x and R x , but the wider beamwidth would also increase delay spread, which, in turn, reduces the channel coherence bandwidth. Hence, having a study of how much signal varies when antennas are misaligned in vertical plane is important, because it allows manufactures to estimate the performance versus layout tradeoffs.
C. RNLoS Link With DIMM as Reflecting Surface (Link C and D)
Due to densely populated environment on a motherboard, chip-to-chip links rarely have clear LoS paths. The vertically inserted components, such as DIMMs and graphic/sound cards, are major obstructions to chip-to-chip communications on a motherboard. To study if these vertical components can be used as reflectors that enable directed non-LoS links, we have measured RNLoS paths between the chips C and D (see Fig. 2 ). It is observed that the LoS is obstructed by the metallic CMOS battery, which eliminates the possibility of clear LoS path. Therefore, this channel would have to rely on reflection off the DIMM surface. The reflective characteristics of these surfaces are studied using the experimental setup presented in Fig. 5 , where the component (front) side of a DIMM is used as a reflecting surface. It is important to note that the measurement shown in Fig. 5 is not taken "on-board," but in an open setting, where the DIMM is the sole scatterer in the channel. Because of the high density of components on the computer motherboard, where the channel is affected by the scattering from multiple objects of different dimensions and material, it is necessary to factor out the effects of other components by reconstructing the local propagation environment of the channel in an isolated environment, such that complete individual assessment of each component's effect on propagation is possible. Please note that we have performed extensive measurements with measurement system positioned on actual motherboard with open and enclosed motherboard (metal casing), but they are outside of the scope of this paper. Furthermore, because the two sides of a DIMM (or card) consist of different materials and have different surface roughnesses, the front and back sides are characterized as separate reflecting surfaces. Angles φ T and φ R marked on Fig. 5 represent the incident and reflection angles, respectively, and d is the distance between the T x /R x modules and the reflecting surface. The angle φ R is varied from 34°to 50°i n 2°increments, while the angle φ T is kept fixed at 42°to study range of angles at which specular reflection will exist. In addition, the angles φ T and φ R have been varied from 20°t o 80°, while keeping d constant (d = 15.7 cm), to obtain the magnitude of the reflection coefficient of each reflecting surface with respect to the incident angle. The incident and reflection angles, φ T and φ R , are set equal for the calculation of reflection coefficient to ensure specular reflection.
D. OLoS Link Through Parallel-Plate Structures (Link E and F)
Another important scenario for chip-to-chip communications is when the LoS link is perturbed by a parallel-plate structures, such as Link E and F in Fig. 2 . Here, we have investigated whether these walls can act as parallel-plate waveguides or just introduce multipath propagation. The structural resemblance can also be found with the vertically inserted DIMMs. On the motherboard, due to its compact, highly dense configuration, it is difficult to differentiate the impact that one component has on the wave propagation from that of the other. For example, the effects of cylindrical capacitors present between the two DIMMs that would scatter or diffract the waves need to be differentiated from the wave-guiding effect of the DIMMs. Therefore, as shown in Fig. 6 , we have isolated the local propagation environment of this particular chip-to-chip scenario and reconstruct it on the backside of the motherboard. Fig. 6 also shows the corridor width, w, which has been varied from 1.7 to 5.2 cm to see how path loss changes with increasing or decreasing width.
E. NLoS Links
On a computer motherboard, there are numerous components other than DIMMs and cards that can obstruct the LoS path. While many of them directly block the signal, some of them such as a heatsink and a rotating fan have openings through which the signal may reach the receiver. Hence, we perform measurements in these environments as well, to estimate the impact of the heatsink metal openings and fins of the rotating fan on the received signal. Fig. 7 (a) and (b) shows the measurement setup for the heatsink and the rotating fan used as an obstruction, respectively. In the setup shown in Fig. 7(a) , the heatsink with 7.7 cm of length is placed at the midpoint of four T-R separations, 11.7, 16.7, 21.7, and 31.7 cm, which makes the distance from T x to one end of heatsink (and from the other end to R x ) 2, 4.5, 7, and 12 cm, respectively. Also, to investigate how the path loss changes when wave passes through different sections of the heatsink, the T x and R x modules have been moved along the side of the heatsink, while their separation is fixed at 21.7 cm [i.e., x in Fig. 7 (a) has been varied 0, 2, 5, 7, and 10 mm]. For the fan obstruction shown in Fig. 7(b) , the T-R separation distance has been varied from 10 to 30 cm in 10-cm increments.
IV. MEASUREMENT RESULTS AND ANALYSIS

A. Path Loss and Multipath Characterization
The measurement results for chip-to-chip links described in Section III are presented and analyzed in this section. Here, we refer to measured path loss, PL, as the transmit power, P t , multiplied by the transmit and receive antenna gains, G t and G r , respectively, and divided by the received power, P r .
The measured path loss is compared with the theoretical free-space path loss,PL, calculated as
where d is the T-R separation distance, and λ is the wavelength. The mean of measured path loss, PL, is obtained by averaging a swept continuous wave over time and frequency, that is
where H ( f i , t j , d) is the measured complex frequencyresponse data matrix, N is the number of observed frequencies, M is the number of frequency-response snapshots over time, and d is the T-R separation distance in meters. The mean path loss at each distance can be modeled as [33] PL
where PL(d) is the average path loss in dB at distance d,
is the free-space path loss at the reference distance d 0 , γ is the path-loss exponent that characterizes how fast the path loss increases with the increase of the separation between T x and R x , and X σ represents the large-scale variation in path loss due to the T-R misalignment, which, for short-range THz channels, has been shown to be modeled as a zero-mean Gaussian distributed random variable (in dB) with standard deviation σ [34] . To estimate the path-loss model parameters γ and σ (dB) in (3), we have performed the least-squares linear regression fitting through the scatter of measured mean pathloss points in decibels, such that the rms deviation of path-loss points about the regression line is minimized. The reference distance is d 0 = 10 cm. Multipath propagation is the propagation mechanism manifested when the transmitted signal reaches the receive antenna along two or more paths. Such waves typically arrive at the receiver from many different directions and with different delays, and combine vectorially at the receiver antenna. Such time-invariant complex baseband equivalent channel impulse response can be characterized as [33] 
where L is the number of multipath components, a k represents the amplitude of the kth multipath component, θ k is the associated phase, τ k is the excess delay of the kth path relative to the first arrival, and δ(·) denotes the Dirac delta function. An estimate of the channel impulse response is made by taking the inverse discrete Fourier transform of the measured frequency response. The normalized squared magnitude of the channel impulse response is referred to as the multipath intensity profile (MIP), which is used in the calculation of rms delay spread, τ rms , a measure of multipath spread within the channel. It is an important parameter for characterizing time dispersion or frequency selectivity, and is found by taking the square root of the second central moment of MIP [33] , that is where L is the number of multipath components, τ k is the excess delay of the kth path relative to the first arrival, and τ m is the mean excess delay (the first moment of the MIP) defined as Fig. 8 compares the measured and theoretically calculated [i.e., using (1)] path-loss curves for the experimental setup described in Section III-A, where T-R separation distance is 23.5 cm. The oscillations observed in the measured path loss are the result of strong reflections that arrive at the receiver after reflecting off the T x hardware. These multipaths that bounce between the T x and R x modules due to the narrow beamwidths of the antennas have also been observed in [34] for LoS propagation environment. Furthermore, we can observe that the measured path loss when both T x and R x are h = 2.1 cm above the ground plane follows the Friis formula prediction well. This is not a surprising result due to narrow beamwidths of the antennas and shows that the ground-reflected paths do not reach the receiver at these antenna heights.
B. Characterization of LoS Path Loss Over a Large Ground Plane
It is also observed that, when antennas are positioned on the board surface (i.e., h = 0 cm), the ground reflections destructively interfere with the LoS path, resulting in about 3 dB higher path loss than what is predicted by the Friis formula. On the other hand, when the antennas are 8 mm above the board (h = 0.8 cm), the reflected and LoS paths constructively interfere, and the measured path loss actually becomes slightly lower than the theoretical free-space curve. To summarize, the oscillation in measured path losses is due to the interference between the LoS and T x -hardeware-reflected paths that are in different delay bins, while the amplitude shift in the path loss arises from the constructive/destructive interference between the LoS and ground-reflected paths that fall within the same delay bin (i.e., their path length difference Fig. 3 ).
is smaller than the spatial resolution of the measurement system). Another interesting observation from Fig. 8 is that for the same height of 0 cm, path loss is reduced by 3 dB when the antennas are placed over a section of the board that has higher solder-pin density (refer to "h = 0 cm solder pin" in Fig. 8 ). This is because the amplitude and phase of the groundreflected signal are changed due to the higher reflectivity and surface roughness of the solder-pin-populated surface. Table II presents the measured rms delay spread, mean excess delay, and the coherence bandwidth [B c = 1/(2×π×τ rms )] for this measurement setup. It is observed that the coherence bandwidth decreases with the increasing height, and is significantly widened for the solder-pin scenario. This dramatic increase in the coherence bandwidth for the case of ground reflection off solder-pin-populated surface is backed by the PDPs for this measurement setup (see Fig. 9 ). In Fig. 9 , the reflection from T x antenna back panel located at the excess delay of approximately 2 ns is clearly visible for each T x /R x height. A closer look at the profiles also reveals that the amplitude of the reflection is significantly reduced for the solder-pin scenario (marked with solid squares in Fig. 9 ), since the reflection is scattered, and therefore, weakened, by the obstructing pins. Also, multiple weaker reflections can be observed in this case. Consequently, the rms delay spread is dramatically reduced, which in turn resulted in much wider coherence bandwidth for this particular scenario. These results indicate that the effect of ground reflections varies with the T x /R x height: few millimeters of variation in T x /R x height off the board result in the increase or decrease in path loss by as much as 3 dB, depending on the nature of interference (i.e., destructive or constructive) between the LoS path and the ground-reflected path.
C. Characterization of CPU-AGP Link (Link A and B)
Link A and B, shown in Fig. 2 , describes a typical link between the processor and the graphics card, where the T x and R x antennas are not on the same height. Fig. 10 shows the measured path losses for the setup presented in Fig. 4 as well as the corresponding theoretical values obtained from (1). We can observe that the path loss is higher for shorter distances, which may seem counter-intuitive. However, considering the geometrical structure, this is very possible. Note that the antennas have high directivity and narrow beamwidth and that height difference of 4.3 cm creates very OLoS propagation for short distances. On the other hand, as the distance increases, the T x /R x antennas start falling within each others' beamwidths, and more of the LoS power as well as the ground-reflected power is detected toward the receiver, which results in less path loss. However, note that even at maximum distance of 26.2 cm (i.e., size of the motherboard), the height difference of 4.3 cm still introduces loss of about 15 dB with significant fluctuation in path loss. This result indicates that the A and B link is probably not a reliable channel, which raises the following question: how much of a height difference between T x and R x antennas can be tolerated? Fig. 11 shows measured path-loss curves for different heights of the R x antenna when the T x antenna is fixed at the height 2.1 cm from the board (h T x = 2.1 cm). The plot shows that for the height difference less than 1.3 cm, the measured path loss matches the theoretical values, while for greater height differences, measurements start to deviate from the Friis formula with greater fluctuation in path loss. From these results, we can conclude that the LoS chip-tochip wireless channel on the horizontal plane (on motherboard surface) with minor T x /R x height difference is feasible, while the link between two chips, whose height difference is in the order of few centimeters, such as Link A and B, will suffer from significant loss. Fig. 12 shows the scatter plot of the measured mean path loss for several distances as well as the regression fit through the measurements for an LoS link over the motherboard with 4.3 cm of height difference between T x and R x . From the regression fit, the path-loss exponent is found to be γ = −4.6302; the path loss at the reference distance of 10 cm was PL 0 = 102.384 dB, and the standard deviation was σ = 0.4179 dB. Note that the negative path-loss exponent found from Fig. 12 is the result of narrow-beam antennas as well as the presence of large ground plane.
It should be noted that, for motherboard channels with vertical T-R misalignment, there exists tradeoff between the path loss and the delay spread. When the antennas have wider beamwidth, more of the transmitted power will reach the vertically offset receiver, but more multipaths will also be created due to reflections from other motherboard components as well as the motherboard surface, increasing the rms delay spread, and therefore, reducing the channel coherence bandwidth. To verify this, CST simulation has been performed, where two T x /R x horn antenna pairs with HPBWs of 10°and 26°, 21 and rms delay spread. The result has shown that an increase of 16°in HPBW results in 20-dB increase in the received power and 71.8% reduction (from 606 to 171 MHz) in coherence bandwidth. Therefore, selection of an appropriate antenna beamwidth that delivers enough power to all receiver locations, while minimizing delay spread, is critical to wireless channels on a computer motherboard. Fig. 13 presents the PDPs for several T-R separations when the difference between the T x and R x antenna heights is 4.3 cm. We observe that the reflections from T x arrive at the receiver with larger excess delay (i.e., τ = 1.8, 2.1, and 2.4 ns) as the separation distance increases (i.e., d = 18.2, 22.2, and 26.2 cm, respectively) due to the longer path lengths that the reflected rays have to travel.
D. Characterization of RNLoS Link With DIMM as Reflecting Surface (Link C and D)
In this section, we study if some of the components on the motherboard can be used as reflectors, i.e., we have analyzed RNLoS paths using the measeurement setup presented in Fig. 5 , which is exemplified by the link between the chips C and D in Fig. 2 . Fig. 14 shows the measured path-loss plots with a DIMM as the reflecting surface, while the receiver angle φ R is varied between 34°and 50°in 2°increments, while the transmitter angle φ T is kept fixed at 42°. For both the front and back side of the DIMM, shown in Fig. 14(a) and (b) , respectively, the measured path loss is the lowest for φ R = 42°, which means that maximum power transfer is occurring under the condition, φ T = φ R , for both sides of the reflective surface. The difference between them, however, is that, for the backside, the path loss increases linearly with the deviation from the specular reflection angle, 42°, while this is not necessarily the case for the front side of DIMM. For example, the second highest path losses are for φ R = 40°and 44°; then, the third highest path losses belong to φ R = 38°and 46°. For deviation greater than 6°, the path loss approaches noise level. On the other hand, for the front side of DIMM, the second highest path loss is for φ R = 38°, rather than 40°or 44°. Furthermore, it is observed that for receiver angles other than φ R = 42°a nd 38°, the path-loss curves are hard to distinguish. These results are closely related to the material inhomogeneity and surface irregularity of the DIMM's front side. The fact that its surface consists of more than one material of varying reflection coefficient and that it has high surface roughness creates diffuse reflections of random amplitudes, phases, delays, and propagation directions. Therefore, their vectorial sum at a specific point in space is also random. Fig. 15 (a) and (b) presents the PDPs for the front and the back sides of a DIMM, respectively. From the PDPs, it can be observed that a single cluster of later-arriving paths is detected for the front side of DIMM [labeled 1 in Fig. 15(a) ], while two such clusters are observed for the back side of the DIMM [labeled 1 and 2 in Fig. 15(b) ]. This is due to the different surface roughness and the reflectivity of the two sides. For the flat, highly reflective back side [ Fig. 15(b) ], there are three reflections: the first path at τ = 0 is the one that starts at T x , reflects off DIMM surface, and arrives at R x (since there is NLoS path); the reflection observed in Cluster 1 is the path that travels from T x , reflects off DIMM surface, bounces off the back panel of R x antenna, travels to DIMM once again, and back to R x ; the reflection observed in Cluster 2 is the path that travels from T x , reflects off DIMM surface and R x back panel, travels back to T x through reflection off DIMM, bounces off T x back panel and DIMM surface, and finally reaches R x . For the front side of DIMM [ Fig. 15(a) ], Cluster 2 is absent in the PDP, since the surface is rougher and less reflective than the back side, so that it cannot produce strong enough reflection that travels back to T x . Note that the trajectories of all of these multipaths have been identified by computing the distance traveled with the excess delay of each path (d = c × τ ). In Fig. 15(b) , intuitively speaking, Cluster 2 should be weaker than Cluster 1, since it travels the longer distance. However, the angle-of-arrival (AoA) also impacts the power of the received signal. Especially, for such a narrow beam, the simulated radiation pattern of the horn reveals that the AoA of only 8°off the direction of maximum gain can lead to 9-dB weaker detected signal. Therefore, even though Cluster 1 should have higher power than Cluster 2 (by 3.8 dB to be exact), the deviation of AoA from maximum of the mainlobe can result in 5-dB weaker power of Cluster 1 compared with Cluster 2.
The mean excess delays, rms delay spreads, and the coherence bandwidths of this RNLoS channel with the three Table III provide numerical verification of the qualitative analysis made from Fig. 15 . It can be observed in Table III that the maximum coherence bandwidth is found for the DIMM back side for the angle of specular reflection, φ T = φ R = 42°, and as the receiver angle gets farther away from it, the coherence bandwidth decreases rapidly. Nevertheless, we can see that the coherence bandwidth stays in the GHz range up to 38°and 44°. For DIMM front side, the largest coherence bandwidth is also found at φ R = 42°, but it is three times narrower than the coherence bandwidth of the back side. In addition, other than φ R = 38°and 42°, the coherence bandwidths significantly drop to MHz range. It is also observed that the front side of a graphic card exhibits the lowest coherence bandwidth among the three surfaces due to its highest surface irregularity, while its maximum coherence bandwidth occurs at φ R = 44°, which is 2°off from the angle of specular reflection. Please note that the delay spreads presented in Table III are the values obtained in "open" or "isolated" channel environment, and therefore, they cannot be directly related to more realistic motherboard environment. However, the purpose of this particular measurement campaign is to identify 300-GHz wave's interaction with the common materials found on the motherboard in terms of their penetration/reflection characteristics. In other words, the coherence bandwidths provided in Table III can be considered as the maximum possible values when no other components on the motherboard are obstructing the RNLoS path between two chips. Furthermore, in Table III , we have shown how delay spread varies as the angular orientation of receiver deviates from that of the transmitter, which captures more practical aspects of RNLoS channel on motherboard, since it is not realistic to expect specular reflection for all antenna positions on a computer motherboard. Such information will be useful for layout designers and manufacturers.
Finally, Fig. 16 shows the magnitude of the reflection coefficients of the three surfaces (DIMM front side, DIMM back side, and graphic card front side) as a function of incident angle. The reflection coefficient is found from the reflection loss (RL) of each surface, that is RL = −20log 10 | | where is the reflection coefficient and RL in dB is calculated from the link budget equation
The incident angle is measured from the surface normal, i.e., it is the angle φ T (=φ R ) in Fig. 5 . From Fig. 16 , it is observed that the reflection coefficient of DIMM back side stays near 1 for all incident angles. This indicates that the back side of the DIMM serves as a good reflecting surface for all incident angles for an RNLoS link with minimal power loss. On the other hand, the component side of the DIMM, whose surface is rougher compared with the back side and consists of different materials (e.g., silicon, FR4, metal), each having different RLs, shows much more incident-angle-dependent reflection coefficient that fluctuates between 0.2 and 1. The same sensitivity to incident angle is observed for the front side of the graphic card as well, where, in general, the reflection coefficients are lower than those of the DIMM front side due to higher surface irregularity; even for a small incident angle of 20°, the reflection coefficient for graphic card component side is less than 0.3. We can conclude that the back side of a DIMM is an excellent reflector for a reliable RNLoS link, whereas it would be much more difficult to predict the path loss of the RNLoS channel with the component sides as the reflecting surface.
E. Characterization of OLoS Link Through Parallel-Plate Structures (Link E and F)
Another important scenario for chip-to-chip communications is when the LoS link is perturbed by a parallel-plate structures, such as Link E and F in Fig. 2 . This channel has been replicated in an open measurement setup shown in Fig. 6 , and the path losses measured are compared with the theoretically obtained path-loss curves in Fig. 17 for different distances between the two DIMMs, w, when the T-R separation is 23.5 cm.
It is observed that the path loss increases considerably above the theoretical level for w = 2.3 cm, while for w = 3.3 cm, the measured path loss is less than what is predicted by Friis equation. Finally, for w = 5.2 cm, the measured path loss returns to the theoretical level. These results indicate that there exist multipaths inside the corridor created by the two DIMMs: LoS and paths bouncing between the two DIMMs. The amplitude, phase, and delay of the bounced paths are determined by the width of the corridor, w. The results show that the interference among the multipaths is destructive when w = 2.3 cm, while they are superimposed in a constructive manner for w = 3.3 cm to yield much lower path loss. When w = 5.2 cm, the corridor width is now much wider than the antenna beamwidth, and the channel has only the LoS path, yielding measured path loss that follows the Friis formula. These results indicate that this channel can be used for chip-to-chip communications with careful selection of spacing between memory plates. Here, we also note that the oscillations in the measured path-loss curves are still visible, since the reflections between the T x and R x antenna back panels exist in the LoS channel. These strong reflections are clearly visible from the PDPs presented in Fig. 18 . Note that the T x /R x antenna heights are set to 2.1 cm from the motherboard to ensure that the measured path loss is not affected by the ground reflection. 
F. Characterization of NLoS Links
On a computer motherboard, there are numerous components other than DIMMs and cards that can obstruct the LoS path. In this section, the impacts of a heatsink and a rotating fan have been studied with the measurement setup shown in Fig. 7. Fig. 19 presents the measured path losses along with the corresponding theoretical curves for different T-R separation distances for heatsink-obstructed NLoS link. While some of the power is scattered or reflected by the metallic heatsink, most of the power still travels through the vertical gaps between the walls of the structure. Therefore, it is observed that the measured path losses are not significantly higher than the theoretical values. In fact, a heasink is another type of metal parallel-plate structure that raises the possibility of constructive/destructive interference between the LoS path and the path bouncing between the plates.
To confirm this, Fig. 20 shows the path-loss curves for a fixed T-R separation of 21.7 cm when the T x /R x antennas have been moved along the side of the heatsink [i.e., x is varied between 0 and 10 mm in Fig. 7(a) ]. Here, we observe a similar phenomenon as in Figs. 8 and 17 , where the constructive interference between the LoS and bounced paths results in lower path loss than what is theoretically calculated (see x = 2 mm and x = 10 mm in Fig. 20) . Furthermore, it is also similarly observed that, at the T x /R x offset of 5 mm (x = 5 mm), path loss increases above theoretical line due to the destructive interference. These results reveal that a heatsink-obstructed NLoS channel can actually be used for chip-to-chip link with careful positioning of the antennas with respect to the geometry of the heatsink. Fig. 21 shows the regression fit through the mean path losses measured at different T-R separations with the heatsink as obstruction. Path-loss exponent of approximately γ = 1.77 is found, while path loss at the reference distance of d 0 = 10 cm and the standard deviation are found to be PL 0 = 64.519 dB and σ = 0.9584 dB, respectively.
The PDP for the heatsink-obstructed NLoS scenario is shown in Fig. 22 , where it is observed that there exist the second-and third-arriving multipaths for each separation (i.e., located at τ = 0.4 ns and 0.9 ns for d = 11.7 cm; τ = 0.6 ns and 1.2 ns for d = 21.7 cm; and τ = 0.9 ns and 1.9 ns for d = 31.7 cm). This result indicates that there are multiple reflections between the R x antenna back panel and the surface of the heatsink.
Finally, for fan-obstructed NLoS link, frequency sweeping is not an appropriate measurement technique, since the channel can no longer be considered quasi-static within the sweep Fig. 23 .
Time-domain measurement of received power for NLoS link obstructed by a rotating fan ( f = 310 GHz) [in reference to measurement setup of Fig. 7(b) ].
time due to the rotating fan that constantly changes the macroscopic geometry of the channel. Therefore, for this scenario, continuous wave time-domain measurement at single frequency has been obtained. Similar time-domain analysis of DTV signal through wind turbines has been reported in [35] . The measured received power is presented in Fig. 23 , where periodic fading is observed every 3.2 ms due to the blockage of the signal by the blades rotating at a constant speed. The result indicates that, for chip-to-chip wireless links through a rotating fan, a synchronization technique is needed, such that signal bit sequences are delayed during the times of deep fades.
V. CONCLUSION
This paper presented the characterization of 300-GHz wireless channel in computer motherboard environment. Results indicate that the presence of the ground plane or parallel-plate structures in the channel introduces multipaths that, if constructively superimposed, may create path loss lower than the free-space propagation path loss. In addition, our results show that the LoS channel over the motherboard with a few centimeters of height difference between the T x and R x antennas suffers from significant path loss, and has a negative path-loss exponent. Furthermore, we have tested the possibility of using some of the vertical components as reflectors to alleviate problem of no LoS communication paths. Our results show that the back side of a DIMM has an excellent reflecting surface with the widest coherence bandwidth and highest reflection coefficient, which can enable RNLoS links on a computer motherboard. Finally, we have investigated the impact of large objects that prevent LoS propagation on a motherboard. For the heatsink-obstructed NLoS link, it is found that the path-loss exponent is 1.77, while the rotating fan causes periodic fading in the received power. For chipto-chip wireless links through a rotating fan, therefore, a synchronization technique is necessary, such that signal bit sequences are delayed during the times of deep fades. All these results indicate that optimal communications can be achieved by carefully positioning the antennas with respect to the motherboard layout.
